Modeling for AXI protocol in performance simulation

P. I. Kryukov, K. A. Korolev, O. I. Ladin

Abstract


Data transferring protocols of AXI family became a common way to integrate various devices into a computing system. A widespread approach of performance analysis of such computing systems is performance modeling using cycle-accurate and event-driven simulators. This article provides a top-down overview of general architecture principles of performance modeling, followed by a proposal to extend existing simulation infrastructure with a novel approach to model protocols of AXI family. The approach can be integrated directly to the framework of cycle-accurate simulation similar to Asim, hiding all the microarchitecture details into a simple yet effective layer of abstraction. As a result, this solution allows to maintain scalability of target models, including application of unit testing, TDD and UVM methodology. Along with the description of the algorithm, the article discusses its impact on simulation speed providing theoretical complexity estimations and actual measurement utilizing a benchmark suite.

Full Text:

PDF (Russian)

References


J. L. Hennessy and D. A. Patterson “A new golden age for computer architecture” in Commun. ACM, 2019, vol. 62, no. 2, pp. 48–60.

A. Akram and L. Sawalha “A Survey of Computer Architecture Simulation Techniques and Tools” in IEEE Access, 2019, Vol. 7, pp. 78120-78145

J. C. Hoe, D. Burger, J. Emer et al. “The future of architectural simulation” in IEEE Micro. 2010. Vol. 30, no. 3. pp. 8–18.

AMBA AXI and ACE Protocol Specification, Feb. 2013, [online] Available: http://www.arm.com

K. Beck “Test Driven Development: By Example” 1st ed., Addison-Wesley Professional, 2002.

Ju. V. Bajda “Metody razrabotki i testirovanija apparatnyh potaktovyh processorov na programmiruemyh logicheskih integral'nyh shemah“. Dissertacija na soiskanie uchjonoj stepeni kandidata tehnicheskih nauk. M., 2013

Sparta Modeling Architectural Platform // URL: https://github.com/sparcians/map

J. Lowe-Power, A. M. Ahmad, A. Akram “The gem5 Simulator: Version 20.0+” in ACM SIGARCH Computer Architecture News, 2011. Vol. 39(2), pp. 1-7

J. Emer, P. Ahuja, E. Borch et al. “Asim: A performance model framework.” in IEEE Computer 2002, vol. 35, no. 2, pp. 68-76

J. L. Hennessy and D. A. Patterson “Computer Architecture: A Quantative Approach”. 6th edition. Morgan Kauffman. 2017.

T. P. Klimov. “Teorija massovogo obsluzhivanija“ M.: Moskovskij gosudarstvennyj universitet, 2011.

I. Böhm, B. Franke, N. Tophman. “Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator” in 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, 2010. pp. 1-10

Google Benchmark // URL: https://github.com/google/benchmark

R. Martin. “Chistaja arhitektura. Iskusstvo razrabotki programmnogo obespechenija” SPb: Piter, 2024.

P. I. Krjukov, O. I., Ladin, K. A. Korolev. “Rasshirenie modelej proizvoditel'nosti sredstvami modul'nogo testirovanija“ Nanoindustrija. - 2024. - T. 17. - #10. - C. 847-851.

P. I. Krjukov, A. V. Garashhenko, O. I. Ladin “Integracija programmnyh modelej proizvoditel'nosti c verifikacionnymi stendami“. Rossijskij forum «Mikrojelektronika 2024». 10-ja nauchnaja konferencija «JeKB i mikrojelektronnye moduli». Sbornik tezisov. - 2024. - S. 121-122


Refbacks

  • There are currently no refbacks.


Abava  Кибербезопасность ИБП для ЦОД СНЭ

ISSN: 2307-8162